An Adaptive BIST to Detect Multiple Stuck-Open Faults in CMOS circuits
نویسندگان
چکیده
Design of an adaptive built-in-self-test (BIST) scheme for detecting multiple stuck-open faults in a CMOS complex cell is proposed. The test pattern generator (TPG) adaptively generates a subset of singleinput-change (SIC) test pairs based on the past responses of the circuit under test (CUT). The design is universal, i.e., independent of the structure and functionality of the CUT. The average length of the test sequence (TS) in an n-input CUT is (n+1).2 [(n+1).2] in a fault-free [faulty] condition. The response analyzer (RA) is also simple to design. All robustly testable multiple stuckopen faults (occurring simultaneously both in nand pparts) can be detected using the proposed BIST scheme.
منابع مشابه
CMOS IC Stuck-Open Fault Electrical Effects and Design Considerations
The electrical effects of CMOS IC physical defects that caused stuck-open faults are evaluated, including their voltage levels, quiescent power supply current (IDDQ), transient response, and important testing considerations. The transient responses of the defective node voltage and power supply current to the high impedance state caused by a stuck-open defect were measured to determine if the I...
متن کاملCMOS Open-Fault Detection in the Presence of Glitches and Timing Skews
Ahsfracf -Two-pattern or multipattern test sequences may fail to detect CMOS stuck-open faults in the presence of glitches. The available methods to augment CMOS gates for testing stuck-open faults are found to be inadequate in the presence of glitches. A new testable CMOS design technique is presented. Some extra transistors are used in such a way that the CMOS gate is converted to a pseudo nM...
متن کاملDesign of CMOS Circuits for Stuck-Open Fault Testability
CMOS circuits present severe problems in the detection of transistor stuck-open faults. In CMOS circuits, the transistor stuck-open (s-open) faults cause sequential behavior, and hence twoor multipattern sequences are used to detect s-open faults. Furthermore, twoor multipattern sequences may fail to detect a fault in several situations. The available methods for augmenting CMOS gates require a...
متن کاملLayout Level Design for Testability Strategy Applied to a CMOS Cell Library
The LLDFT rules used in this work allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout whithout changing their behaviour and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLBFT rules on the cells of the library designe...
متن کاملHigh Defect Coverage with Low-Power Test Sequences in a BIST Environment
and difficult aspects of the circuit design cycle, driving the need for innovative solutions. To this end, researchers have proposed built-in self-test (BIST) as a powerful DFT technique for addressing highly complex VLSI testing problems. BIST designs include on-chip circuitry to provide test patterns and analyze output responses. Performing tests on the chip greatly reduces the need for compl...
متن کامل